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ABSTRACT
The presen t  paper i s  devo ted to  microwave t ransis tors,  deve loped in  SRPC "Istok" .  Design,
fabrica tion and character ist ics of  power and low noise GaAs MESFET's and the ir  appl icat ions
are presen ted in  th is  paper.  The  low no ise  MESFETs exhib i t  a  noise f igure  of  1 .2  dB at  15 GHz
and power MESFET's  show an outpu t  power densi ty  of  0 .5  W/mm, with  a  typ ica l  power-added
eff ic iency of  35% and  thermal res is tance of  10-12°C/W for a  MESFET with  a  to tal  ga te width  o f
4mm.
INTRODUCTION
I t ' s  wel l  known tha t  micro wave character i st ics o f GaAs MESFET 's depend on the  gate  length.
The shorter  the  gate  the higher  the  operat ing frequency.  At  present  microwave transis tors
avai lable  a t  the market  have the gate  length o f 0 .25÷0.5 µm and there i s  a  tendency of i t s
reduct ion down to  0 .1  µm.
It 's  a lso  well  known,  that  an output  power o f t rans istors  depends on the to ta l  ga te wid th.  Power
transisto r  chips have many ga te  st r ipes connec ted in paral lel .  Mul t iga te  s tructure,  to  be
effec t ive ,  should have ident ica l  e lementary cel l s  working in para l le l .
This requirement can be provided  by ident ica l  geometry of  the  elementary cel l s  and by proper
device  design.
The most  impor tant  par t  o f t ransistor  technology i s  the  process o f gate  def ining.  For  this
purpose,  an e lec tron beam l i thography machine wi th  the resolut ion o f 0 .1  µm o r  s tepper  i s  used.
The e lec tron beam machine we have  at  our  disposa l  i s  ZBA-21 which have  resolut ion o f  0 .2  µm
and posi t ioning accuracy 0.15  µm. The reso lut ion o f 0 .2  µm can be  obta ined only in a  thin (0 .3
µm) layer  o f resist ,  but  in  def ining gates  " thick"  (0 .8 -1.0  µm)  layer  o f the  res is t  should be used
to l i ft  o ff  the ga te meta l  successful ly.  In order  to  ob ta in a  shor t  ga te length us ing our  ZBA-21
machine,  we  developed  our  own design and fabr ica t ion technique o f MESFET 's.
The key features o f i t  are:
1 .  Original  mul t igate  design,  which a l lo ws to  define  ga tes in  the channel  recess by a  sel f -
al igned method and provide  the  o ffset  o f  the ga te  to  the  source area .
2 .  Oblique evapora t ion o f the gate  meta l  to  define ga tes set  o ff to  the  source area .
3 .  Via  holes to  the source  contac t  pads made through the " thin"  (30-50 µm)  GaAs,  and  thick
backside go ld meta l l iza t ion.
4 .  Separat ion of wafers into  chips i s  done by chemica l  e tching.
DEVICE DESIGN AND FABRICATION
The developed design o f a  power MESFET di ffers  from usua l  one.  The d ifference  can be seen
from Fig.1a,  where  the  new design i s  shown so  tha t  you could see the  di f fe rence wi th  the  usual
one  (Fig.1b) .
Such des ign (Fig.1a)  a l lo ws to  p lace the ga te  in the  channel  recess by oblique evapora t ion,  so
that  the gate  i s  o ffse t  in the recess  to  the source area,  reducing paras i t ic  source resis tance and
increasing dra in-to -gate  breakdown vo ltage.  Al l  th is  leads to  increasing gain  and output  po wer
of MESFET's.
Fig.2 .  i s  a  schematic  i l lus t ra t ion o f  our  MESFET fabrica t ion technology.
Here are the technologica l  opera t ions :
1 .  The source and dra in areas are  selec t ive ly meta l l ized wi th AuGe/Ni /Au ohmic  contacts.
2 .  Resis t  pa t tern i s  used  to  def ine  mesas.  Mesas are formed using sha l lo w wet etching fo l lo wed
by B +- ion bombardment.
3.  The ga te  openings in the resist  are  formed by elect ron-beam l i thography,  then recesses  are
formed by wet  etching.
4 .  Gate meta l l iza t ion ob lique  evaporat ion p laces the gate  s tr ipes in to  the channel  recess,  the
str ipes be ing o ffse t  to  the  source area .
5 .  The passiva t ion die lectr ic  is  deposi ted and  pat terned by opt ical  l i thography.
6.  Contac t  pads and "a ir  br idges"  are formed by se lec t ive gold p la t ing.
7 .  GaAs wafers  are  lapped and po li shed  to  100 µm thickness  and then e tched  to  30÷50 µm.
8.  Via-ho les a re  made through GaAs substrate  to  the source contac t  pads by chemica l  e tching
using a  photoresist  as a  mask.  An etchant  o f our  o wn composit ion i s  used for  the purpose.
9 .  The back s ide o f  a  GaAs wafer  i s  metal l ized and se lect ively gold p la ted.  The thickness o f
the back side  metal  i s  15-20 µm.
10.  Chip  separa t ion i s  done b y chemical  e tching.
DC AND MICROWAVE PERFORMANCE
Typica l  DC current -vo ltage charac ter is t ics  o f a  0 .5x1200 µm MESFET are  shown in Fig.3 .  The
device  exhib i t s  a  very low knee vo l tage o f  1  V and a  maximum extr insic  t ransconductance of
170 mS/mm.
The ga te -to -drain  breakdo wn vo ltage i s  measured to  be  16 V and ga te -to -source to  be  8  V which
is suff ic ient  for  po wer  app lica t ion.
The microwave character i st ics o f 0 .5x1200  µm MESFET are  presented in Table  1  and the same
charac ter i st ics are  sho wn in Fig4.
The microwave character i st ics of some trans istors  developed us ing thi s  technology presented in
Table  2 .
S-parameters and the  equiva lent  c ircuit  o f  the  2250 µm transistor  a re  shown in Fig.5 .
This t ransistors were  used in the  deve lopment and product ion o f micro wave po wer  ampli f ier s
for  communica t ions systems.
Parameters o f the ampli f ier s are  presented in Table 3 .
Power ampli f ier s for  higher  frequency band are under  development no w.
We have a lso  developed lo w noise  transistors wi th  noise  figure ≤1.2 dB and associated gain  o f 9
dB at  15 GHz,  which were used to  deve lop ampl if ie rs  o f or igina l  cop lanar  design,  a l l  e lements
and  ground meta l l iza t ion o f  which a re  p laced  on the one  s ide o f the d ie lec tr ic  substra te  and only
the MESFET and the d iode chips are  mounted on the d ielec tr ic  substra te .
This design al lows to  increase  the  element densi ty and to  exclude hybr id  capac i tors and  wire
connect ions and use lumped cop lanar  e lements .
The cop lanar  design al lows to  use the fabr icat ion process wi th high throughput and
reproducib i l i ty.
CONCLUSION
The microwave transis tors  design and fabr ica t ion technology presented in th is  repor t  a l lo wed to
develop and produce a  fami l ies  o f lo w noise  and po wer micro wave transistors using usual  GaAs
epitaxia l  wafers.
The transistors are  widely used in several  microwave  devices o f  SRPC "Istok"  and  sho w high
per formance:
-  Mean t ime to  fai lure  (MTTF) – 107  hours
-  Thermal resis tance -  10÷12 °C/W (4 mm MESFET)
-  Output  power  densi ty –  0 .5  W/mm
-  Power added  eff ic iency - 30÷40%
Table  1 .  Pin-Pout  character i s t ic  o f a  0 .5x1200  µm d evice.
Idsso=400mA  f=15GHz.
Pin,
mW
Pout,
mW
G,
dB
ID,
mA
VD η a d d ,
%
15.2
53.2
72.0
82.5
115.5
100
350
450
500
600
8.2
8.2
8.0
7.8
7.2
193
200
205
206
210
7.0
7.0
7.0
7.0
7.0
6.3
21
26
29
33
Table  2 .  Micro wave  parameters  o f developed  transis tors.
Total  ga te wid th,
µm
P 1 d B,  mW G1 d B,
dB
ID SxVD S,
mAxV
f,
GHz
η ,
%
1200 (18x66)
2250 (18x120)
4000 (32x125)
600
900
2100
7.0
7.0
8.0
200x7
300x7
600x8
15
12
8
30
35
37
Table  3 .  Micro wave  parameters  o f power ampli f ier s.
Type f,  GHz • p,  dB
min
∆• p,  dB
max
Pout,  W U x I ,
V x A
M1015
M1420
M3439
M1020-4
M3439-10
YM51115
YM1113
M8184
1. .1 ,5
1,4. .2
3,4. .3 ,9
1. .2
3,4. .3 ,9
3,4. .3 ,9
5,67. .6 ,17
8,1. .8 ,4
30
30
33
20
13
40
36
40
2
2
1
4
1
1
1
1
12
12
3
6
10
15
10
11
+8,6x6;  -5x0,2
+8,6x6;  -5x0,2
+8x1 ,8;  -5x0,2
+9,5x3;  -5x0,2
+8x4; -5x0,2
+8x10; -5x0,4
+8x7; -5x0,3
+7,5x6;  -5x0,2
                Fig.1a. New design of                         Fig.1b. Usual design of
                 mult igate MESFET's.                          multigate MESFET's.
Fig.2.  Schematic illustration of MESFET
fabrication technique by oblique evaporation.
              
    F ig.3.  Typical  DC cur rent -vo l tage                           F ig.4.  Pout  and PAE versus
charac ter i st ics o f a  0 .5x1200 µm device.                   Pin for  a  0 .5x1200 µm M ESFET.
 gm 365.14 mA
τ 4.56 ps
Bonding  wire condit ion
Rg 1.467 Ω Number (pcp) Length (Approx)  (mm) Dia  (mm)
Rs 0.416 Ω Drain 3 0.4 18
Rd 2.42E-4 Ω Gate 3 0.4 18
Rgs 0.13 Ω
Rds 43.77 Ω
Cgs 4.153 pF
Cgd 0.16 pF
Cds 0.765 pF
Lg 0.106 nH
Ls 0.0115 nH
Ld 0.119 nH
Fig.5 .  S-parameters  and the equiva lent  c i rcui t  o f the  2250 µm t ransis tor .
